UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/519,346	08/22/2005	Rudi De Winter	016998-003600US	9320
20350 7590 04/15/2009 TOWNSEND AND TOWNSEND AND CREW, LLP TWO EMBARCADERO CENTER EIGHTH FLOOR			EXAMINER	
			GANDHI, DIPAKKUMAR B	
SAN FRANCISCO, CA 94111-3834		ART UNIT	PAPER NUMBER	
			2117	
			MAIL DATE	DELIVERY MODE
			04/15/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)				
Office Action Summary		10/519,346	DE WINTER, RUDI				
		Examiner	Art Unit				
		DIPAKKUMAR GANDHI	2117				
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with th	e correspondence address				
WHIC - Exter after - If NC - Failu Any (ORTENED STATUTORY PERIOD FOR REPLEMENTED IS LONGER, FROM THE MAILING Ensions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statureply received by the Office later than three months after the mailing department term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATI .136(a). In no event, however, may a reply be d will apply and will expire SIX (6) MONTHS fi te, cause the application to become ABANDO	ON. e timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).				
Status							
1)[\	Responsive to communication(s) filed on 07	January 2000					
•	Responsive to communication(s) filed on <u>07 January 2009</u> . This action is FINAL . 2b) This action is non-final.						
3)	/ _						
٥,١	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
4)⊠	Claim(s) <u>1-6</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
)⊠ Claim(s) <u>1-6</u> is/are rejected.						
· ·	Claim(s) is/are objected to.						
•	· · ———	or election requirement					
8) Claim(s) are subject to restriction and/or election requirement.							
Applicati	on Papers						
9)☐ The specification is objected to by the Examiner.							
10)🛛	10)⊠ The drawing(s) filed on <u>21 December 2004</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority ι	ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) Notic 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	4) Interview Summ Paper No(s)/Mai 5) Notice of Informa 6) Other:					

Application/Control Number: 10/519,346 Page 2

Art Unit: 2117

Response to Amendment

1. Applicant's amendment filed on 01/07/2009 including amended claims has been entered.

- 2. The 35 U.S.C. 112, second paragraph rejection for claim 1 is withdrawn.
- 3. Applicant's arguments filed 01/07/2009 have been fully considered but they are not persuasive.

The applicant contends that as per claim 1, Toyofuku et al. and Ishikawa do not teach the interface element communicating with the external test circuitry via a single input/output pin.

The examiner disagrees and would like to point out that Toyofuku et al. teach reducing the number of pins and multifunctional terminal (abstract, Toyofuku et al.).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 6. Claims 1, 2, 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Toyofuku et al. (JP 57-133656) in view of Ishikawa (US 4,638,247).

As per claim 1, Toyofuku et al. teach an integrated circuit comprising one or more integrated circuit elements and one or more input/output pins, the one or more integrated circuit elements including an interface element for interfacing with external test circuitry, the interface element communicating with the external test circuitry via a single input/output pin dedicated for testing wherein the single pin operates with several logic thresholds (abstract, Toyofuku et al.)

Application/Control Number: 10/519,346

Art Unit: 2117

However Toyofuku et al. do not explicitly teach specifically that if an input signal on the input/output pin is in a first range defined by the logic thresholds for a first predetermined finite period of time after a power on reset, the integrated circuit is placed in a test mode, and when the integrated circuit is in the test mode, if the input signal on the input/output pin is in a second range defined by the logic thresholds for a second predetermined finite period of time, the integrated circuit defaults from the test mode to a normal mode, otherwise when the integrated circuit is in the test mode and the input signal on the input/output pin is not in the second range for the second predetermined finite period of time, the integrated circuit continues to operate in the test mode

Page 3

Ishikawa in an analogous art teaches an integrated circuit comprising a drive control circuit operative to produce normal drive control signals in the absence of said test signal (col. 4, lines 50-57, Ishikawa). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Toyofuku et al.'s patent application with the teachings of Ishikawa by including additionally that if an input signal on the input/output pin is in a first range defined by the logic thresholds for a first predetermined finite period of time after a power on reset, the integrated circuit is placed in a test mode, and when the integrated circuit is in the test mode, if the input signal on the input/output pin is in a second range defined by the logic thresholds for a second predetermined finite period of time, the integrated circuit defaults from the test mode to a normal mode, otherwise when the integrated circuit is in the test mode and the input signal on the input/output pin is not in the second range for the second predetermined finite period of time, the integrated circuit continues to operate in the test mode.

This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that it would provide the opportunity for the integrated circuit to return to normal mode without sending additional signal from the external circuitry.

• As per claim 2, Toyofuku et al. and Ishikawa teach the additional limitations.

Toyofuku et al. teach that the interface element is embedded into the integrated circuit as a single pin interface between the integrated circuit and the external test circuitry (abstract, Toyofuku et al.).

• As per claim 5, Toyofuku et al. and Ishikawa teach the additional limitations.

Toyofuku et al. teach that a "pad detection" detector determines whether there is a connection with an external tester or other external circuitry by assessing a voltage on the single pin (abstract, Toyofuku et al.).

7. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Toyofuku et al. (JP 57-133656) and Ishikawa (US 4,638,247) as applied to claim 2 above, and further in view of Stewart et al. (US 4,947,357).

As per claim 3, Toyofuku et al. and Ishikawa substantially teach the claimed invention described in claim 2 (as rejected above).

However Toyofuku et al. and Ishikawa do not explicitly teach specifically that the interface element receives test data and commands from the external test circuitry in response to which a crash block controls and commands scan path elements within the integrated circuit and returns resulting data to the external test circuitry.

Stewart et al. in an analogous art teach that in a fifth aspect, the invention features a method of testing an integrated circuit with an external testing device, the integrated circuit having a first scan chain disposed between pads and functional circuitry of the integrated circuit, and the functional circuitry having a second scan chain disposed therein, the method comprising the steps of: (a) scanning an internal test data word from the testing device into the second scan chain to apply the internal test data word to the functional circuitry; (b) applying an external test data word from the testing device to a portion of the pads corresponding to inputs of the functional circuitry; (c) opening a portion of the first scan chain corresponding to the input pads to couple the external test data word through the input portion of the first scan chain and apply the external test data word to the inputs of the functional circuitry; (d) coupling outputs produced by the functional circuitry in response to the internal and external test data words through a portion of the first scan chain to pads corresponding to the outputs of the functional circuitry for receipt by the testing device; (e) closing the input portion of the first scan chain to decouple the input pads from the inputs of the functional circuitry; (f) advancing the state of the functional circuitry after the input portion of the first scan chain has been closed to cause the functional circuitry to generate result data based on the internal and external test data words, the result data being loaded in the second scan chain;

and (g) scanning the result data from the second scan chain to the testing device for evaluation (col. 6, lines 18-47, Stewart et al.).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Toyofuku et al.'s patent application with the teachings of Stewart et al. by including additionally that the interface element receives test data and commands from the external test circuitry in response to which a crash block controls and commands scan path elements within the integrated circuit and returns resulting data to the external test circuitry.

This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that it would provide the opportunity to test the integrated circuit using test data and commands from the external test circuitry.

8. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Toyofuku et al. (JP 57-133656) and Ishikawa (US 4,638,247) as applied to claim 1 above, and further in view of Davies, Jr. (US 4,449,065).

As per claim 4, Toyofuku et al. and Ishikawa substantially teach the claimed invention described in claim 1 (as rejected above).

However Toyofuku et al. and Ishikawa do not explicitly teach specifically that the logic thresholds define several logic levels, which enable data and timing signals to be differentiated on a single pin.

Davies, Jr. in an analogous art teaches that a simple six-transistor input buffer for generating and applying binary function test signals to associated circuitry in an integrated circuit package.

The buffer recognizes three different voltage levels of an input signal that is applied to a single input test pin and generates three corresponding binary output signals that may be used for testing various functions of the associated circuitry (abstract, Davies, Jr.). Davies, Jr. teaches that the tri-level input buffer circuit includes first and second branch circuits connected between a drain voltage source and ground reference. Each branch circuit includes a CMOS transistor pair in series with a transistor switch and an output from each branch circuit is taken from the interconnection of the p-channel field effect transistor and the n-channel transistor forming a CMOS pair. Each branch circuit is initialized by the application of a pre-charge pulse from the chip system clock followed thereafter by an evaluate pulse. If the applied

input signal is at the "one" level, both branch outputs are low. If the applied input is at the low "zero" level, both outputs are high. However, if the applied input voltage level is within the threshold range of both n-channel and p-channel transistors and so that both of these transistors are conductive, one branch circuit will produce an output of "0" while the other branch will output a "1" (col. 1, lines 29-47, Davies, Jr.).

Page 6

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Toyofuku et al.'s patent application with the teachings of Davies, Jr. by including additionally that the logic thresholds define several logic levels, which enable data and timing signals to be differentiated on a single pin.

This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that it would provide the opportunity to apply signals with different logic levels to the integrated circuit on a single pin and test the integrated circuit.

9. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Toyofuku et al. (JP 57-133656) and Ishikawa (US 4,638,247) as applied to claim 1 above, and further in view of Wise et al. (US 5,404,304).

As per claim 6, Toyofuku et al. and Ishikawa substantially teach the claimed invention described in claim 1 (as rejected above).

However Toyofuku et al. and Ishikawa do not explicitly teach specifically that if a voltage on the single pin is held at a voltage below "low" for a period of time determined by an "escape 0 timer" then the integrated circuit will decide there is no tester connected to the single pin.

Wise et al. in an analogous art teach that when the high lead voltage goes above the comparator 98 threshold and the low lead voltage goes below the comparator 100 threshold, both comparators turn on to send an open indication to the fault timing circuit 36 via AND gate 102 and the timeout period begins. If the timeout expires an open circuit fault is latched (col. 5, lines 33-38, Wise et al.).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Toyofuku et al.'s patent application with the teachings of Wise et al. by including

additionally that if a voltage on the single pin is held at a voltage below "low" for a period of time determined by an "escape 0 timer" then the integrated circuit will decide there is no tester connected to the single pin.

This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that it would provide the opportunity for the integrated circuit to return to normal mode without sending additional signal from the external circuitry.

Conclusion

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DIPAKKUMAR GANDHI whose telephone number is (571)272-3822. The examiner can normally be reached on 9:00 AM - 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques can be reached on (571) 272-6962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/519,346 Page 8

Art Unit: 2117

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Cynthia Britt/ Primary Examiner, Art Unit 2117

/Dipakkumar Gandhi/ Examiner, Art Unit 2117